



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification <sup>6</sup> : <b>G06F 5/06</b></p>	<b>A1</b>	<p>(11) International Publication Number: <b>WO 96/38778</b></p> <p>(43) International Publication Date: <b>5 December 1996 (05.12.96)</b></p>
<div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p>(21) International Application Number: <b>PCT/EP96/02336</b></p> <p>(22) International Filing Date: <b>30 May 1996 (30.05.96)</b></p> <p>(30) Priority Data: <b>9510932.8                      31 May 1995 (31.05.95)                      GB</b></p> <p>(71) Applicant (for all designated States except US): <b>3COM IRELAND [-/-]; Upland House, P.O. Box 309, Georgetown, Grand Cayman (KY).</b></p> <p>(72) Inventors; and (75) Inventors/Applicants (for US only): <b>O'NEILL, Eugene [IE/IE]; 18 Stillgorn Heath, Upper Kilmacud Road, Co. Dublin (IE). O'CONNELL, Anne [IE/IE]; 3 Woodberry, Carpenterstown Road, Castleknock, Dublin 15 (IE).</b></p> <p>(74) Agent: <b>CRAWFORD, Andrew, Birkby; A.A. Thornton &amp; Co., Northumberland House, 303-306 High Holborn, London WC1V 7LE (GB).</b></p> </div> <div style="width: 48%;"> <p>(81) Designated States: <b>AU, CA, GB, JP, KR, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</b></p> <p><b>Published</b> <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p> </div> </div>		
<p>(54) Title: <b>ADJUSTABLE FIFO-BASED MEMORY SCHEME</b></p> <p>(57) Abstract</p> <p>A large FIFO memory device has its total available memory capacity partitioned into memory sections. The partitions are in the form of programmable delimiters in order to determine flexibly the size of the memory sections.</p> <div style="text-align: right; margin-top: 20px;"> <p>1 { Tx 44 k Rx 88 k } 132 k bytes</p> <p>2 { Tx 36 k Rx 24 k } 60 k bytes</p> <p>3 { Tx 32 k Rx 32 k } 64 k bytes</p> <p>4 { Rx 32 k } 0 bytes</p> </div>		

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

## ADJUSTABLE FIFO-BASED MEMORY SCHEME

The present invention relates to first in first out (FIFO) memory devices and more particularly to a method and apparatus for altering the boundaries of sections of a memory device whereby data is stored in a FIFO structure.

One use of the FIFO memory devices is in the field of computer networks where each port of the network has associated with it a section of memory. Customarily, the amount of memory associated with each port is fixed and the total amount is also shared in a fixed relationship between transmission and reception.

This can result in large amounts of memory being required which is inefficient and leads to undue expense.

The present invention proposes to provide programmable delimiters for a FIFO based memory device in order to determine flexibly the total amount of memory allocated to a port as well as the amount of memory allocated for transmission separately from the amount of memory allocated for reception at that port.

In order that the present invention be more readily understood, an embodiment thereof will now be described by way of example with reference to the accompanying drawing, in which:-

Fig. 1 shows diagrammatically a conventional FIFO memory arrangement;

Fig. 2 shows diagrammatically a FIFO memory arrangement according to the present invention; and

Figs. 3a and 3b are diagrams to explain the operation of a FIFO according to the present invention.

A first in first out memory device is a well known memory arrangement which operates in the manner one would expect given its description. Data is

written into the memory in a particular order and is read from the memory in the same order as it was written. In conventional network arrangements, each port is allocated a fixed amount of FIFO memory e.g. 64K bytes with in this example 32k bytes allocated for transmission and 32k bytes allocated to reception. As is  
5 apparent from Fig. 1 of the accompanying drawing, the memory associated with more than one port is provided in a single memory device. In the drawing, memory associated with 4 ports is shown.

The present invention proposes to adjust the position of the boundaries between the sections of memory. This is achieved by altering the address of the  
10 delimiters representing the beginning and end of each section of memory. By altering the delimiter addresses, one can vary the size of memory associated with each port as well as the relative sizes of the transmission and reception portions of memory associated with each port.

Fig. 2 shows diagrammatically how a FIFO memory could be  
15 partitioned according to the present invention. Here one assumes that there are four ports as before and that the total available memory is unaltered at 256K bytes. These numbers were chosen at random for the sake of example only.

It will be noted that port 4 according to this example has not been allocated any memory at all i.e. it is an unused port. Port 3 has been allocated  
20 64K bytes divided equally between transmission and reception while port 2 has been allocated 60K bytes with more memory being allocated for transmissions than for receptions. Port 1 is allocated all the remaining memory with more allocated for reception than transmission. With this additional memory allocation, port 1 could, for example be used as an ethernet port with 100 MHz bandwidth  
25 while the other ports are normal 10 MHz ports.

The amount of memory associated with each port and the relative amounts of transmission and reception memory can be determined beforehand on the basis of likely traffic flows and then fixed. Alternatively, one can monitor the traffic associated with each of the ports and on the basis of actual traffic flows

adaptively adjust the positions of the delimiters, depending on the actual statistics of the transfer through the system.

5 In more detail, it will be understood that the size i.e. the number of bits in the words used for the delimiters is conditioned upon the maximum size of the memory as well as the size of the units of memory. For example, the delimiter could be used to allocate memory in blocks of 8K bytes so that with a total memory capability of 256K bytes a word of length 6 bits would be required for the pointer, whereas if the blocks were of 2K bytes then 8 bits would be required, or for full granularity blocks of 1 byte will require 18 bits.

10 Referring now to Figs. 3a and 3b these are diagrams which will be used to describe the operation of the present invention. A FIFO 30 has an area of memory 31 defined by a bottom delimiter A and a top delimiter B, it being assumed that data enters at the top. As data is stored in the FIFO, a top pointer rises through the memory and as data is read from the memory a bottom pointer rises through the memory. The positions of the pointers at one point in time are shown in Fig. 3a. Eventually, the top pointer will reach the top delimiter B. If the memory is not full i.e. if data is being read out, the bottom pointer will have risen off the bottom delimiter A and so the top pointer will now start again at the bottom delimiter A and rise through the memory in a circulating fashion as will the bottom pointer. This situation is represented in Fig. 3b which represents the pointers at another point in time.

25 If we now consider the effect of altering the delimiters A and/or B in order to alter the size of the memory 31, it will be understood that some control of the delimiter alteration is required. When a new delimiter is introduced it is possible in some circumstances to delete any data in the memory 31 and introduce the new delimiter. However, it is preferable to alter delimiters only when it is safe to do so or in a manner that no data is lost.

One way of controlling the alteration of delimiters is to monitor the relative position of the top and bottom pointers and only alter the top delimiter B

when the top pointer is above the bottom pointer. The bottom delimiter can be altered as long as the bottom pointer is not at either the old or new bottom delimiter.

- 5       It will be appreciated that this process will allow very efficient use of the available memory which will save the amount of memory required as well as possibly allowing adaptive alteration of memory in existing networks to the existing traffic on the network.

- 5 -

## CLAIMS:

1. A method for partitioning a finite memory into a plurality of sections, in each of which a separate FIFO queue operates, the method comprising moving partitions defining the sections so as to allocate amounts of the finite memory to each of said sections in accordance with the memory usage in each of said sections.
2. A method according to claim 1, in which a partition between two sections is moveable only when the memory immediately either side of the partition is not being used in a FIFO queue, and said partition is not permitted to pass a top or bottom pointer of a FIFO queue.
3. A method according to either of claims 1 or 2, for use in a switch attached to a computer network.
4. Apparatus for operating a plurality of FIFO queues comprising,  
a finite memory means arranged to be partitioned into a plurality of sections, each containing one of said FIFO queues,  
means for moving partitions defining said sections so as to allocate amounts of the finite memory means to each of said sections in accordance with the memory usage in each of said sections.
5. Apparatus according to claim 4, wherein said means for moving said partitions only allows movement of one of said partitions when the memory immediately either side of the partition is not being used in a FIFO queue, and does not allow movement of the partitions beyond a top or bottom pointer of a FIFO queue.

- 6 -

6. Apparatus according to claim 4 or 5, wherein said apparatus is for use in a switch attached to a computer network.

7. Apparatus for operating a plurality of FIFO queues, substantially as described herein with reference to the accompanying drawings.



1/1




Fig. 1




Fig. 2




Fig. 3a




Fig. 3b

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/EP 96/02336

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 6 G06F5/06

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 6 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	COMPUTER DESIGN, vol. 32, no. 6, 1 June 1993, page 34, 36 XP000377572 "SPECIALTY SRAM COMBINES BEST OF DUAL-PORT SRAMS AND FIFOS" see page 36, column 1, line 8-57; figure 1 -----	1-6

☐ Further documents are listed in the continuation of box C.

☐ Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

30 September 1996

Date of mailing of the international search report

04.10.96

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Beindorff, W